

**University Institute of Engineering & Technology**

*(Recognised Under Section 2(f) and 12B of UGC)*

**Kurukshetra University, Kurukshetra**

<b>THEORY EXAMINATION – JULY 2021</b>	
<b>B.TECH - ECE</b>	<b>SEMESTER – VI</b>

**TIME – 4 Hrs.**

**M.M. - 75**

**PAPER - EC-306**

**SUBJECT - VERILOG HDL**

**INSTRUCTIONS TO BE FOLLOWED**

- The candidates will be required to attempt All questions in Part-A and Part-B (Compulsory Sections). Attempt any four questions from Part-C selecting at least one from each unit.
- Allotted time for examination is 4 hours that includes time for downloading the question paper, writing answers, scanning of answer sheets and uploading the sheets on the Attendance Sheet Cum Answer Sheet Uploading google form. The link will be closed after the stipulated time.
- The PDF files should be saved as Roll No. and Subject Code.
- Maximum Page Limit should be 36 (Thirty Six) for attempting the question paper on A4 sheets which could be downloaded and printed from the sample sheets given in the UIET Website.
- Over-attemptation should be avoided.
- Handwriting should be neat and clean and diagrams should be clear and contrasted.
- The candidate should not write their Mobile No. otherwise Unfair Means Case will be made.
- While attempting the paper, the candidate will use blue/black pen only.
- Before attempting the paper, the candidate will ensure that he/she has downloaded the correct question paper. No complaint for attempting wrong question paper by the candidate will be entertained.
- Candidate must ensure that he/she has put his/her signature on each page of the answer sheet used by him/her. Answer sheet without the signature of the candidate will not be evaluated.
- Attempt parts A, B & C separately. Do not inter-mix them. Write neatly & mention the question number clearly.

**PART-A (15 Marks)**

**Q. No. – 1 Answer the following questions.**

**15x1=15**

(i)	The default value for reg data type is _____.
(ii)	Write the syntax for NOR gate primitive.
(iii)	Write functional description of bufif1.
(iv)	Explain the statement #100 \$stop.
(v)	Strength for strong 0 is.....
(vi)	To suspend a simulation, you can use this system task command.
(vii)	If A= 4'b1011 write A>2
(viii)	@posedge means
(ix)	Define keyword deassign.
(x)	_____ defines special parameters in the specify block. a) Specparam b) defparam c) param d) parameter
(xi)	Explain trireg net.
(xii)	..... declaration is not supported by UDP
(xiii)	Explain reduction XNOR.
(xiv)	Write the syntax for CMOS switch.
(xv)	Explain pullup.

**PART-B (20 Marks)**

<b>UNIT-I</b>		
<b>2</b>	<b>Explain scalars and vectors with example.</b>	<b>5</b>
<b>UNIT-II</b>		
<b>3</b>	<b>Describe contention with example.</b>	<b>5</b>
<b>UNIT-III</b>		
<b>4</b>	<b>Explain logical and relational operators with example.</b>	<b>5</b>
<b>UNIT-IV</b>		
<b>5</b>	<b>Differentiate between blocking and non- blocking assignment statements.</b>	<b>5</b>

**PART-C (40 Marks)**

<b>UNIT-I</b>		
<b>6</b>	<b>Explain ASIC design and development flow.</b>	<b>10</b>
<b>7</b>	<b>Explain test bench. Explain synthesis and simulation.</b>	<b>5,5</b>
<b>UNIT-II</b>		
<b>8</b>	<b>Realize and design Master slave J- flip flop using gate level modelling.</b>	<b>10</b>
<b>9</b>	<b>Explain case construct and write a program for 2:4 decoder using behavioural modelling.</b>	<b>4,6</b>

<b>UNIT-III</b>		
<b>10(a)</b>	<b>Explain different types of delays.</b>	<b>5</b>
<b>(b)</b>	<b>Explain and design 8-bit adder using dataflow modelling.</b>	<b>5</b>
<b>11(a)</b>	<b>Explain resistive switches.</b>	<b>4</b>
<b>(b)</b>	<b>Explain working of 2 input AND gate using active pull up load and also write a program for it.</b>	<b>6</b>
<b>UNIT-IV</b>		
<b>12</b>	<b>Define half adder and full adder as tasks and prepare a 32-bit adder using them. Also write test bench for it.</b>	<b>4,6</b>
<b>13</b>	<b>Explain the following terms.</b> 1) <b>Compiler directives</b> 2) <b>Module paths</b>	<b>10</b>